Low-operating voltage and stable organic field-effect transistors with poly (methyl methacrylate) gate dielectric solution deposited from a high dipole moment solvent A low-operating voltage and stable pentacene field-effect transistor (FET) employing thin low-dielectric constant gate layer of poly (methyl methacrylate) (PMMA) dissolved in propylene carbonate (PC) has been realized. This device exhibiting high field-effect mobility, a threshold voltage of À1 V, and a small sub-threshold slope at operating voltages below À3 V is compared with an FET cast from PMMA film dissolved in a low dipole moment solvent. The negligible hysteresis and excellent electrical stability of FETs under gate bias stress with the use of PC are traceable to the low density of trap states in PMMA bulk and at the interfaces. Motivated by the need for low-cost, low-power, and large-area flexible electronics, the search for low-operating voltage and stable organic field-effect transistors (OFETs) has been of utmost attraction. In order to achieve stable and low-operating voltage OFETs, the dielectric surface has to be hydrophobic with a relatively high capacitance typically achievable via the use of high dielectric constant materials and/or ultra-thin layers. Poly (methyl methacrylate) (PMMA) is a great candidate for operationally stable and reproducible OFETs owing to its high hydrophobicity but has limitations in realizing low-operating voltage transistors due to its low dielectric constant (k 3.5 4 Polymer dielectrics are still preferable over high-k inorganic dielectrics since they give rise to a high-quality interface. 4 Low-operating voltage OFETs making use of high-k cross-linked polymer dielectrics such as poly (vinyl alcohol) 5, 6 and cyanoethylated pullulan 7 have also been reported. Pentacene-based OFETs incorporating PMMA gate dielectric usually have high operating voltages (>À20 V) and PMMA films have been reported to have a high density of pin-holes 8 and almost unusable without cross-linking for thicknesses below 100 nm. 9 The lowest reported operating voltage (À8 V) for a PMMA-based OFET was achieved by using a 30 nm thick cross-linked PMMA layer. 9 In this letter, we report on the study of the electrical characteristics and operational stability of low-operating voltage pentacene OFETs with thin pristine PMMA gate dielectric dissolved in propylene carbonate (PC) which has a large dipole moment (4.9 D at 20 C). These results are compared with devices from pristine PMMA gate dielectric dissolved in butyl acetate (BTAc) with a low dipole moment (1.84 D at 22 C). 8 wt. % of PMMA (Mw ¼ 996 000 g/mol)
were dissolved in PC and subsequently spincoated on aluminum-coated glass substrates in a nitrogen glove box. The PMMA dielectric film of thickness 70 nm was baked for 1 h at 100 C. A 60 nm thick pentacene layer was thermally evaporated onto the dielectric surface at room temperature. Top contact source/drain (40 nm) gold electrodes defining a channel length and width of 500 lm and 50 lm, respectively, were thermally evaporated onto the pentacene film. The samples also supported device areas of 7.8 Â 10
À3 cm À2 for metal-insulator-semiconductor (MIS) diodes. Devices were also fabricated with PMMA using BTAc as the solvent (and denoted as PMMA-BTAc). 10 OFETs/MIS structures cast from PC are simply denoted as PMMA.
The surface morphologies of PMMA and pentacene films on PMMA are shown in Figs. 1(a) and 1(b), respectively. The surface root-mean-square roughness of the PMMA film was found to be 1.0 nm over a 2 lmÂ 2 lm area. The pentacene film on PMMA exhibited typical dendritic structure with layer-by-layer formation and large grain sizes ($1 lm) comparable to other works, 6 despite the relatively large PMMA film roughness which may be due to diminished polar groups on the PMMA surface. Polar groups are responsible for surface energy fluctuations on polymer dielectric surfaces, inhibiting surface diffusion and enhancing nucleation density. 11 The inset of Fig. 2 shows the leakage behavior of the PMMA insulator. A leakage current density of 9.8 Â 10
À7
Acm À2 at 0.45 MV cm À1 and a breakdown field exceeding 3.5 MV cm À1 , comparable with those reported for crosslinked PMMA, 9, 12 are observed. Capacitance-voltage (C-V) measurements from an MIS device (Fig. 2) show a typical p-type behavior. The device exhibits almost no hysteresis (no flat band voltage, V FB , shift) when the gate bias is continuously swept from À3 V to 3 V at a step voltage of 0.05 V. The absence of hysteresis and near-zero occurrence of V FB in the PMMA-based device are attributed to an improved dielectric layer with diminished trap states arising from polar groups, which usually give rise to slow polarization in PMMA bulk or at the semiconductor-PMMA interface. The improvements in dielectric properties observed with PC may be related to the mean square end-to-end distance, which increases with an increase in the dipole moment mainly due to an enhanced interaction of forces between the polymer and solvent cluster. 13 As a result, the polymer chains remain more extended in solution. Furthermore, there may be an improvement in the degree of orientation of the polymer functional groups during deposition and baking.
Relevant extracted electrical parameters for both PMMA and PMMA-BTAc OFETs are summarized in Table  I ; every FET characteristic shows an enhancement with the use of PC over BTAc. Subsequent descriptions are focused on the PMMA-based OFET (with PC) . Figures 3(a) and 3(b) show the output and transfer current-voltage (I-V) characteristics of an OFET measured under ambient conditions. These are typical characteristics of $10 measured devices. The output characteristics could be operated below À3 V aided by its relatively high dielectric capacitance (20 nFcm À2 at 100 kHz). The electrical parameters of OFETs were obtained from the saturation regime by using l ¼
, where C i is the dielectric capacitance, W is the channel width, L is the channel length, V G is the gate voltage, I D is the drain current, and l is the field-effect mobility. The subthreshold slope, S, controls the voltage swing required for the off-to-on switching of the transistor and ought to be as low as possible. 7 The lower value of S here could be responsible for our q , 7 we estimate a maximum trapped charge density of 7.1 Â 10 11 cm
À2
. In order to verify the reproducibility and operational stability the OFET, hysteresis, duty-cycle, and gate bias stress measurements were carried out. We investigated the hysteresis by fixing the drain voltage at À3 V and sweeping the gate voltage from 0 to À3 V (forward direction) and then back. As seen from Fig. 3(b) , the OFET exhibits little off-regime hysteresis and a negligible positive shift of the threshold voltage (V T ) from À1 to À0.89 V (DV T ¼ 0.11 V), consistent with the absence of hysteresis in the C-V characteristics of the corresponding MIS diode. We estimate an interfacial trap density (N trap ) of 1.38 Â 10 10 cm À2 using the relation, N trap % C i DV T /q. 7 Our N trap value is about an order of magnitude lower than those reported for pentacene-based devices. 7 Polar molecules at the organic semiconductor-dielectric interface have been reported to be responsible for positive V T shifts in organic devices. 14 The low values for the trapped charge density as well as a negligible DV T are credited to the hydrophobicity and less-polarity of the PMMA surface, which strongly inhibit the adsorption of water molecules and resultant charge trapping activities.
To investigate the bias-stress effect on the OFET, which could be manifested in OFET hysteresis and/or V T shifts, I-V transfer characteristic was first measured without applying any bias stress. Subsequently, bias stress (V G ¼ V D ¼ À3 V) was applied for set times and the I-V transfer characteristic was measured after each set time (Fig. 4(a) ). In all, the OFET was subjected to 1960 s of dc bias stress. We observe very little shifts (0.08 V) in transfer characteristics-a confirmation of our low trap density estimates and a testament to the stability and reproducibility of our device. Bias stress investigations with similar time scales on SiO 2 -based OFETs have shown V T shifts higher than 13 V. 15 Considering the critical relationship between MIS V FB and FET V T , 16 bias stress measurements carried out on the MIS diode showed no shifts in V FB (inset of Fig. 4(b) ) consistent with the OFET observations. Next, we stressed our OFET by repeatedly measuring transfer characteristics in the forward direction at a V D of À3 V. This was carried out 25 times with a 4 s measurement interval. Shown in Fig. 4(b) are representative plots for the 1st and 25th cycles. Here again, no obvious change in the shape of the transfer curves or any device degradation was seen.
In summary, this study demonstrates that with a proper choice of solvent, thin, non-crosslinked and single PMMA dielectric layers could be used to achieve stable and very low-operating voltage OFETs (below À3 V); hence, opening up the prospects of a possible utilization of less-polar and low-k dielectric polymers in realizing device-quality, stable, and low-voltage transistors that could be employed in the design of practical electronic circuits. 
